A scalable and embedded FPGA architecture for efficient computation of grey level co-occurrence matrices and Haralick textures features

Loic Siéler, Camel Tanougast, Ahmed Bouridane

Research output: Contribution to journalArticlepeer-review

26 Citations (Scopus)

Abstract

This paper presents a novel and optimized embedded architecture based FPGA for an efficient and fast computation of grey level co-occurrence matrices (GLCM) and Haralick textures features for use in high throughput image analysis applications where time performance is critical. The originality of this architecture allows for a scalable and a totally embedded on Chip FPGA for the processing of large images. The architecture was implemented on Xilinx Virtex-FPGAs without the use of external memory and/or host machine. The implementations demonstrate that our proposed architecture can deliver a high reduction of the memory and FPGA logic requirements when compared with the state of the art counterparts and it also achieves much improved processing times when compared against optimized software implementation running on a conventional general purpose processor.
Original languageEnglish
Pages (from-to)14-24
JournalMicroprocessors and Microsystems
Volume34
Issue number1
DOIs
Publication statusPublished - Feb 2010

Fingerprint

Dive into the research topics of 'A scalable and embedded FPGA architecture for efficient computation of grey level co-occurrence matrices and Haralick textures features'. Together they form a unique fingerprint.

Cite this