Challenges and prospects for developing CdS/CdTe substrate solar cells on Mo foils

B.L. Williams a,*, J.D. Major a, L. Bowen b, L. Phillips a, G. Zoppi c, I. Forbes c, K. Durose a

a Stephenson Institute for Renewable Energy, Liverpool University, Liverpool L69 7ZF, UK
b G. J. Russell Microscopy Facility, Durham University, South Road, Durham DH1 3LE, UK
c Northumbria Photovoltaics Applications Centre, Northumbria University, Ellison Building, Newcastle upon Tyne NE1 8ST, UK

ARTICLE INFO

Article history:
Received 22 August 2013
Received in revised form 21 November 2013
Accepted 4 January 2014

Keywords:
CdTe
Substrate
Thin-film
Optimisation
Interdiffusion
Back contact

ABSTRACT

ITO/ZnO/CdS/CdTe/Mo solar cells have been grown in the substrate configuration by a combination of close-space sublimation and RF sputtering. A peak efficiency of 8.01% was achieved. A two stage CdCl₂ annealing process was developed, with the first stage contributing to CdTe doping and the second being linked to CdTe/CdS interdiffusion by secondary ion mass spectrometry analysis. The inclusion of a ZnO layer between CdS and ITO layers improved performance significantly (from \( \eta = 6\% \) to \( \eta = 8\% \)) by increasing the shunt resistance, \( R_{sh} \), from 563 \( \Omega \cdot \text{cm}^2 \) to 881 \( \Omega \cdot \text{cm}^2 \). Cross-sectional scanning electron microscopy highlighted the importance of the resistive ZnO layer as numerous pinholes and voids exist in the CdS film. Solar cell performance was also investigated as a function of CdTe thickness, with optimal thicknesses being in the range 3–6 \( \mu \text{m} \). All devices were deemed to be limited principally by a non-Ohmic back contact, the Schottky barrier height being determined to be 0.51 eV by temperature dependent J–V measurements. Modelling of device performance using SCAPS predicted efficiencies as high as 11.3% may be obtainable upon formation of an Ohmic back-contact. SCAPS modelling also demonstrated that a quasi-Ohmic back-contact may be achievable via inclusion of a highly p-doped (\( \sim 10^{18} \text{cm}^{-3} \)) buffer layer, between CdTe and Mo, which also has an optimal electron affinity (4.2 eV). The evaluation of device processing and the in-depth characterisation presented here provides a number of insights towards the continued improvement of substrate cell performance.

© 2014 The Authors. Published by Elsevier B.V. This is an open access article under the CC BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/3.0/).

1. Introduction

Recent significant increases in CdTe photovoltaic device performance [1] has followed a 20 year period of more modest progress [2]. The principal limitation that remains is considered to be the low open-circuit voltage, \( V_{OC} \) that is presently achievable (champion devices have \( V_{OC} \) in the range 850–900 mV) relative to CdTe’s optical band gap (\( \sim 1.5 \text{eV} \)): the inability to achieve sufficient doping densities (\( > 10^{18} \text{cm}^{-3} \)) due to self-compensation [3] and recombination at the CdS/CdTe interface [4] are likely explanations. Currently, the vast majority of CdTe solar cell research is based on the metal/CdTe/CdS/TCO/glass ‘superstrate’ configuration (where TCO is transparent conducting oxide) whereby device layers are deposited onto a glass superstrate [5–7]. An alternative is the development of the TCO/CdS/CdTe/metal ‘substrate’ configuration (whereby the metal used is typically Mo due to it having a thermal expansion coefficient similar to that of CdTe). The substrate configuration offers two significant advantages: (a) the stages of CdTe doping and CdTe/CdS junction formation may be optimised independently and (b) the use of low cost, flexible metal substrates may enable roll-to-roll cell production and allow a wide range of applications, including building- and vehicle-integrated PV.

Research into substrate devices has been limited to date, with the best reported performances being shown in Table 1 [8–14]. The common finding for all substrate devices is that generating an Ohmic back contact is problematic. As noted in Table 1, this may be overcome by the inclusion of a ‘buffer layer’ between the Mo substrate and CdTe layer to improve the contact. For instance, the devices reported by Kranz et al. [8] and Dhere et al. [10], use Te/MoO₃ and CuTe buffer layers respectively. However, since the back contact is formed early in the process, it must not degrade throughout the remaining high temperature processes. In superstrate cells on the other hand, back contact formation is the final procedure of device fabrication and this is not an issue. Note that the 13.6% Kranz [8], 11.3% Gretener [9] and 11.0% Dhere [10] devices were grown on Mo/glass substrates: The best reported substrate CdTe device on a metal substrate is Kranz’s 11.5% device on Mo foil [8].
Whereas most reports of substrate devices so far have tended to focus on the optimisation of performance rather than in-depth characterisation and modelling, here, all of these aspects are considered as we believe they are critical for identifying device limitations. First, we present optimisation studies of the post-growth device processing in order to obtain high efficiency substrate devices, with particular focus on the sequencing of the Cl-doping stage. Second, an extensive study of the effect of annealing temperature and absorber layer thickness on device performance is presented. In-depth characterisation of substrate devices is provided by focused ion beam-scanning electron microscopy (FIB-SEM), external quantum efficiency (EQE) and current-voltage-temperature (J–V–T) measurements. Finally, device modelling, using SCAPS [15], is presented. We report a peak efficiency of 8.01% for ITO/ZnO/CdS/CdTe/Mo substrate cells (where ITO is indium tin oxide), grown by a combination of close-space sublimation and RF sputtering.

2. Experimental

2.1. Fabrication of ITO/CdS/CdTe/Mo substrate devices

The 50 mm × 50 mm Mo foil substrates (Advent, 3 N pure) were cleaned ultrasonically in de-ionised water and dried with a N₂ air gun. CdTe films were close space sublimation-deposited, with a powdered source (Alfa Aesar, 5 N pure) heated to 605 °C and the substrate held at 530 °C. Growth was performed via a two stage process; firstly, under a static pressure of 25 Torr N₂ for 2–10 min, and then under low vacuum (10⁻¹ Torr) for 1 min. Growth at the higher pressure has been shown to nucleate larger grains [6], but since it also acts to slow the growth rate, the films were completed by growth at the lower pressure. This process generated films of thickness 1.8–10 µm. CdS window layers of thickness ~200 nm were RF sputtered under 5 mTorr Ar for 30 min, using a target power of 60 W, with the substrate held at 200 °C. The ITO front contact layer was also deposited by sputtering, under 1 mTorr Ar for 120 min, using a target power of 70 W and with the substrate at 350 °C. Whilst this completed the basic layer structure, in some samples an intrinsic ZnO film was included between the CdS and ITO layers, this also being grown by sputtering, at room temperature, under 1 mTorr Ar for 20 min, using a target power of 100 W.

### Table 1

<table>
<thead>
<tr>
<th>Reference</th>
<th>Best efficiency (%)</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>[8]</td>
<td>(a) 13.6 (Mo/glass substrate), (b) 11.5 (Mo foil substrate)</td>
<td>Te/MoOₓ buffer layer + Cu doping</td>
</tr>
<tr>
<td>[9]</td>
<td>11.3 (Mo/glass substrate)</td>
<td>Cu/Te/MoOₓ buffer layer</td>
</tr>
<tr>
<td>[10]</td>
<td>11.0 (Mo/glass substrate)</td>
<td>CuₓTe buffer layer</td>
</tr>
<tr>
<td>[12]</td>
<td>6.5</td>
<td>RF sputtered CdTe + unnamed buffer</td>
</tr>
<tr>
<td>[13]</td>
<td>6.0</td>
<td>ZnTe buffer layer</td>
</tr>
<tr>
<td>[14]</td>
<td>6.0</td>
<td>CuTe buffer layer</td>
</tr>
</tbody>
</table>

### Table 2

Annealing processes applied to substrate solar cells. Each annealing step was carried out in air for 30 min.

<table>
<thead>
<tr>
<th>Treatment</th>
<th>After CdTe dep.</th>
<th>After CdS dep.</th>
<th>After ITO dep.</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>–</td>
<td>200 nm CdCl₂</td>
<td>–</td>
</tr>
<tr>
<td>B</td>
<td>200 nm CdCl₂</td>
<td>T&lt;sub&gt;CdCl₂&lt;/sub&gt; = 420 °C</td>
<td>–</td>
</tr>
<tr>
<td>C</td>
<td>200 nm CdCl₂</td>
<td>T&lt;sub&gt;CdCl₂&lt;/sub&gt; = 420 °C</td>
<td>–</td>
</tr>
<tr>
<td>D</td>
<td>–</td>
<td>–</td>
<td>T&lt;sub&gt;anneal&lt;/sub&gt; = 480–580 °C</td>
</tr>
</tbody>
</table>

### Table 3

A comparison of the performance parameters of devices subjected to different post-growth annealing processes (see Table 2 and text).

<table>
<thead>
<tr>
<th>Treatment</th>
<th>η (%)</th>
<th>f&lt;sub&gt;SC&lt;/sub&gt; (mA/cm²)</th>
<th>V&lt;sub&gt;OC&lt;/sub&gt; (mV)</th>
<th>FF (%)</th>
<th>R&lt;sub&gt;s&lt;/sub&gt; (Ω·cm²)</th>
<th>R&lt;sub&gt;sat&lt;/sub&gt; (Ω·cm²)</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>0.62</td>
<td>7.22</td>
<td>251</td>
<td>34.1</td>
<td>18.9</td>
<td>75</td>
</tr>
<tr>
<td>B</td>
<td>1.96</td>
<td>15.1</td>
<td>365</td>
<td>35.5</td>
<td>16.2</td>
<td>434</td>
</tr>
<tr>
<td>C (T&lt;sub&gt;anneal&lt;/sub&gt; = 560 °C)</td>
<td>6.05</td>
<td>20.2</td>
<td>635</td>
<td>47.1</td>
<td>12.3</td>
<td>563</td>
</tr>
<tr>
<td>D (T&lt;sub&gt;anneal&lt;/sub&gt; = 560 °C)</td>
<td>1.14</td>
<td>9.06</td>
<td>367</td>
<td>34.2</td>
<td>20.4</td>
<td>111</td>
</tr>
</tbody>
</table>

The 50 mm × 50 mm samples were then quartered into 25 mm × 25 mm plates for device processing.

Preliminary growth runs indicated that the standard CdCl₂ annealing process used for superstrate devices (typically a 20–30 min anneal of the CdS/CdTe stack at 420 °C following CdCl₂ evaporation [16]) was ineffective for substrate cell activation. Hence, in order to optimise the device processing, four different CdCl₂ post-growth treatments were tested, these being summarised in Table 2 and now described:

- **Treatment A**: After CdS deposition, 200 nm CdCl₂ was thermally evaporated and the structures were annealed in air at 420 °C for 30 min, with ITO being subsequently deposited, and no further treatment being applied.

- **Treatment B**: CdCl₂ deposition and annealing conditions were identical to treatment A but were applied prior to CdS and ITO deposition, i.e. only the CdTe layer was treated.

- **Treatment C**: As treatment B (i.e. after CdTe deposition) but with the addition of a second annealing step after ITO deposition, in air at 480–580 °C for 30 min, with no additional CdCl₂ deposition.

- **Treatment D**: No CdCl₂ deposition and just a single annealing step, after ITO deposition, in air at 480–580 °C for 30 min.

For clarity, for the remainder of this paper, the temperature of the CdCl₂ annealing step after CdTe or CdS deposition is denoted as T<sub>CdCl₂</sub> and the temperature of the annealing step after ITO deposition is denoted as T<sub>anneal</sub>. After layer growth and annealing, devices were defined by mechanical scribining into 2.5 mm × 2.5 mm squares. Device performance parameters quoted in Tables 3 and 4 are from individual devices, whereas those plotted in Fig. 4 are averages taken from each plate (each having 16 individual devices).
Table 4 The best contacts from the series of devices presented in Section 3.3, showing the effect of CdTe thickness and annealing temperature. For averaged data, see Fig. 4.

<table>
<thead>
<tr>
<th>( T_{\text{anneal}} ) (C)</th>
<th>Thickness (μm)</th>
<th>( \eta ) (%)</th>
<th>( J_{\text{SC}} ) (mA/cm(^2)</th>
<th>( V_{\text{OC}} ) (mV)</th>
<th>( FF ) (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>540</td>
<td>1.8</td>
<td>0.49</td>
<td>5.63</td>
<td>219</td>
<td>39.8</td>
</tr>
<tr>
<td>540</td>
<td>3.4</td>
<td>0.74</td>
<td>9.35</td>
<td>261</td>
<td>30.4</td>
</tr>
<tr>
<td>540</td>
<td>6.1</td>
<td>3.01</td>
<td>18.4</td>
<td>478</td>
<td>34.2</td>
</tr>
<tr>
<td>540</td>
<td>10</td>
<td>2.08</td>
<td>10.5</td>
<td>560</td>
<td>35.4</td>
</tr>
<tr>
<td>540</td>
<td>1.8</td>
<td>2.08</td>
<td>15.9</td>
<td>339</td>
<td>38.5</td>
</tr>
<tr>
<td>540</td>
<td>3.4</td>
<td>2.98</td>
<td>19.8</td>
<td>400</td>
<td>37.6</td>
</tr>
<tr>
<td>540</td>
<td>6.1</td>
<td>4.29</td>
<td>18.0</td>
<td>541</td>
<td>44.1</td>
</tr>
<tr>
<td>540</td>
<td>10</td>
<td>2.49</td>
<td>9.25</td>
<td>622</td>
<td>43.4</td>
</tr>
<tr>
<td>580</td>
<td>1.8</td>
<td>5.30</td>
<td>21.6</td>
<td>581</td>
<td>42.3</td>
</tr>
<tr>
<td>580</td>
<td>3.4</td>
<td>5.08</td>
<td>22.1</td>
<td>578</td>
<td>39.7</td>
</tr>
<tr>
<td>580</td>
<td>6.1</td>
<td>4.55</td>
<td>18.9</td>
<td>581</td>
<td>41.5</td>
</tr>
<tr>
<td>580</td>
<td>10</td>
<td>4.29</td>
<td>20.4</td>
<td>601</td>
<td>35.0</td>
</tr>
</tbody>
</table>

2.2. Characterisation and modelling

\( J-V \) measurements were carried out under AM1.5 illumination using an Oriel solar simulator, and \( J-V-T \) measurements were conducted in the dark, in the temperature range 200–350 K. EQE data was collected using a Bentham PVE 300 EQE system with white light bias. For secondary electron mass spectrometry (SIMS) analysis, a \( \text{O}^+ \) ion gun (Hiden Analytical) was used to sputter the sample (using a beam energy of 5 keV) and secondary ions were analysed by a quadrupole detector. Cross-sectional SEM images were generated using a FIB-milling procedure [16] in a FEI Helios Nanolab 600: After C and Pt coating of the sample, a focussed beam of \( \text{Ga}^+ \) ions were used to mill a trench in the sample, and to polish a cross-section. This was then imaged in secondary electron mode in the same instrument. Modelling of solar cell \( J-V \) curves and electronic band-diagrams was carried out using SCAPS, v3.2.00 [15].

3. Results and discussion

3.1. The impact of the CdCl\(_2\) activation step

Fig. 1 shows the \( J-V \) curves of the best performing ITO/Cds/CdTe/Mo devices obtained from each of the post-growth treatments A–D, the shapes of the curves being representative of each respective sample set. Table 3 shows the photovoltaic performance parameters of these ‘best devices’. All devices described in this comparison had a CdTe thickness, \( X=4 \) ± 0.5 μm and did not include a ZnO layer. Those subject to treatments C and D were done so using \( T_{\text{anneal}}=560 \) °C.

All devices subject to post-growth treatment A, i.e. annealing after CdS deposition and with no further annealing, performed very poorly, the majority of contacts were short-circuits while the remainder typically had \( \eta < 0.5 \) % due to low fill-factor, \( FF < 30 \) %, short-circuit current, \( J_{\text{SC}} < 5 \) mA/cm\(^2\), and \( V_{\text{OC}} < 300 \) mV. The best-device from this sample set had \( \eta=0.62 \) %, limited by a series resistance \( R_s=18.9 \) Ω cm\(^2\) that is considerably greater than that of high efficiency CdTe/CdS devices, and low \( R_{sh}=75 \) Ω cm\(^2\). Here, direct CdCl\(_2\) treatment of the CdS could induce densification and pinholing, and hence the creation of shunting pathways. Moreover, Singh et al. [14] report that upon direct Cd-treatment of the CdS layer in substrate devices, there is an excessive intermixing at the CdS/CdTe interface resulting in the entire CdS layer being consumed and becoming CdTe, \( S_{3-x} \), lowering \( V_{\text{OC}} \) to ~0 V. Indeed, the presence of Cl is known to enhance S diffusion into CdTe [17].

Devices subject to post-growth treatment B, i.e. annealing after CdTe deposition and with no further annealing, also performed poorly, with the highest efficiency achieved being \( \eta=1.96 \) %.

Nevertheless, relative to treatment A, these devices had slightly improved \( V_{\text{OC}} \) (in the range 200–400 mV), and \( J_{\text{SC}} (5–15 \text{ mA/cm}^2) \), whilst \( FF \) remained < 35%. Since treatment B yielded slightly higher \( R_{sh} (434 \Omega \text{ cm}^2 \text{ for the best device, ~400 Ω cm}^2 \text{ being typical for the sample set}) \) than treatment A, it appears as though direct CdCl\(_2\)-treatment of CdTe is more effective than treatment of CdS/CdTe stacks in terms of avoiding pinholing. Nevertheless \( R_{sh} \) remains much lower than that of high efficiency devices, and \( R_p \) is too high (162.2 Ω cm\(^2\) for the best device, ~20 Ω cm\(^2\)) typical for the sample set).

Post-growth treatment C yielded significant performance enhancements, this differing from treatment B only by the inclusion of a second annealing stage following ITO/CdS deposition. Whereas the peak efficiency for treatment B was \( \eta=1.96 \) %, a device subject to treatment C with \( T_{\text{anneal}}=560 \) °C had \( \eta=6.05 \) %. This was principally a result of enhancements to \( V_{\text{OC}} \) (from 365 mV for treatment B to 635 mV for treatment C) and \( FF \) (from 35.5% to 47.1%), implying an improvement in junction quality, this being discussed below with support from compositional data. For treatment C, \( R_p (12.3 \Omega \text{ cm}^2) \) was lower than for either treatments A or B, and \( R_{sh} (563 \Omega \text{ cm}^2) \) was higher.

All devices that were subject to treatment D, which consisted of a single annealing stage after ITO deposition but with no prior Cl-doping, had efficiencies, \( \eta < 1.2 \) %. The low \( V_{\text{OC}} \) (367 mV for the best device) is to be expected for devices that are not CdCl\(_2\)-treated since Cl-doping is typically necessary in order to attain sufficiently high p-type doping densities.

For all devices, there is a strong roll-over of the \( J-V \) curve in the first quadrant, which indicates a significantly poor back-contact. This was expected owing to the low work function of Mo (~4.36–4.95 eV) [18] relative to CdTe (~5.7 eV) and the absence of a back contact buffer layer. The effect of the back contact on device performance is investigated in more detail in Section 3.6.

From these results, it is clear that the most effective post-growth treatment was that of using a twice-annealing process (treatment C). Whilst the first annealing stage, i.e. Cl-activation of the CdTe layer, is presumed to p-type dope the CdTe, the impact of the second annealing stage on the composition in the devices was investigated using SIMS profiling. Two devices were analysed, one subject to treatment B (having \( \eta=1.96 \) %) and one subject to treatment C (having \( \eta=6.05 \) %). Figs. 2a and b shows the S and Cl distributions respectively as a function of etch time for both devices. The left edge of the plots represents the front surface of the cell, i.e. the ITO surface. We do not quote the actual depth that the etch time correlates to, but we infer that the depth of the CdS layer is represented by the S peak of the single-annealed sample (B). It is clear from the data that S diffusion into the CdTe layer is
enhanced by the second annealing stage. Whilst excessive inter-diffusion is detrimental to device performance (causing CdS consumption), a certain level of inter-diffusion is thought to assist in the passivation of surface defects at the interface and therefore lead to reduced interface recombination. The improvements in $V_{OC}$ and $J_{SC}$ affected by the second annealing step are consistent with this. There is also a distinct difference in the Cl-profiles of the two devices. In the device subject to just one annealing stage (B), there is an excess of Cl deep in the CdTe layer, towards the CdTe/Mo interface. In the device subject to two annealing stages (C), the deep Cl peak is not seen but there is a higher Cl concentration in the CdS layer and throughout the remainder of the CdTe, presumably having diffused from deep in the CdTe following the second-annealing stage. This is likely to induce morphological changes in the junction region.

3.2. Inclusion of ZnO layer and EQE of best device

Fig. 3a shows the $J$–$V$ response of devices subject to treatment C at $T_{\text{anneal}}=560$ °C with and without the inclusion of a ZnO layer between the CdS and ITO layers. The device without ZnO was the device having $\eta=6.05\%$ that was presented in the previous section. Upon inclusion of the ZnO layer, device performance is clearly enhanced, the efficiency increasing to $\eta=8.01\%$. This resulted from improvements to $J_{SC}$ (from 20.2 mA/cm$^2$ to 22.4 mA/cm$^2$), $V_{OC}$ (from 635 mV to 690 mV) and $FF$ (from 47.1% to 51.9%). Notably $R_{sh}$ is significantly improved upon inclusion of the ZnO layer, from 563 $\Omega$ cm$^2$ to 881 $\Omega$ cm$^2$. This device had the best $\eta$ achieved in these experiments. The mechanism of improvement upon use of such a high resistive layer is thought to be that it limits performance losses by electrically ‘blocking’ shunting paths and weak ITO/CdTe diodes (caused by pinholes), therefore increasing $R_{sh}$ and $V_{OC}$, this being consistent with the results presented here.

Fig. 3b shows the EQE response measured from this device. The main features of the response from the device including a ZnO layer are now described. A relatively flat response is observed in the spectral region 600–860 nm, peaking at~80% - the drop at~860 nm being at the CdTe band-edge. There are significant losses in the above-gap region of the CdS (i.e. ~500 nm) and a further reduction in EQE for $\lambda < 390$ nm associated with absorption by the ZnO. Note also the gradual decrease in EQE in the 500–550 nm wavelength region, presumably associated to absorption in alloyed CdS1-yTe y for which the band-gap is lower than CdS. A similar response was observed for the device without ZnO, the only differences being (a) a lower efficiency in the CdTe region and (b) the absence of the ZnO related absorption cut-off at 390 nm.

3.3. Effect of CdTe thickness

A series of devices with CdTe thickness, $X$, in the range 1.8–10 $\mu$m were grown, subject to treatment C at $T_{\text{anneal}}=540$–580 °C. For all these devices, a 50 nm ZnO film was included between the CdS and ITO layers. The average performance parameters as a function of $X$ and $T_{\text{anneal}}$ are plotted in Fig. 4. The parameters of the best contacts from each plate are listed in Table 4 for reference, although the discussion that follows generally refers to the averaged data. In Fig. 5, typical $J$–$V$ curves for devices subject to treatment C with $T_{\text{anneal}}=580$ °C, having different $X$ are shown. Note that this was an entirely new sample set and the ‘best’ device reported in the previous section was not part of this set.

Regardless of annealing temperature the optimum CdTe thickness was $X=3–6$ $\mu$m, the average $\eta$ being ~4% in this range for $T_{\text{anneal}}=580$ °C. The thickness-dependency of $\eta$ closely followed that of $J_{SC}$, which peaked at 18.9 $\pm$ 2.1 mA/cm$^2$ with an absorber thickness of 3.4 $\mu$m, also for $T_{\text{anneal}}=580$ °C.
As well as having lower average $J_{sc}$ ($< 14$ mA/cm²), the thinnest devices ($X=1.8 \mu$m) typically suffered from much lower average $V_{OC}$ ($< 300$ mV) than the rest of the samples resulting in average efficiencies of $\leq 1.8\%$ for all annealing temperatures. This may directly result from the presence of micro-shorts in the thinner CdTe layers, as suggested by Clayton et al. [19], although this should also result in a reduction of FF which is not consistently observed here. Instead, it may be attributed to the Schottky back contact at the Mo/CdTe interface: devices with a significant back contact barrier are usually modelled to consist of two independent and opposing diodes [20] (whereby the back contact diode acts to increase $R_s$), but in the case of thin absorber layers the depletion region of the back contact will overlap with that of the main junction and therefore the $V_{OC}$ will be reduced. In accordance with the failure of the independent two-diode model, no rollover should be observed, as is the case here for the thinnest device (1.8 $\mu$m) in Fig. 5. The performance from these thinnest devices was notably inconsistent, with one device having an efficiency as high as $\eta=5.3\%$ [see Table 4].

The highest $V_{OC}$S (approaching 600 mV) were achieved when using the highest annealing temperature, implying greater levels of S and Te intermixing and/or recrystallisation of CdTe/CdS layers. For all annealing temperatures, the $V_{OC}$ plateaus above a CdTe thickness of 6 $\mu$m.

The thickest devices (10 $\mu$m) suffered from lower FF (30–35%) for all annealing temperatures. Indeed, for the series of devices annealed at $T_{anneal}=580$ C, $R_s$ increased with CdTe thickness: $R_s$ was calculated from the slope of the typical $J-V$ curves (Fig. 5) in forward bias to be $8.1 \Omega \text{ cm}^2$ (for CdTe thickness of 1.8 $\mu$m), $14.1 \Omega \text{ cm}^2$ (3.4 $\mu$m), $14.8 \Omega \text{ cm}^2$ (6.1 $\mu$m) and $22.3 \Omega \text{ cm}^2$ (10.0 $\mu$m). This may be due to the higher probability that there exist grain boundaries perpendicular to current flow in thicker CdTe films, or simply due to the intrinsic resistance of the CdTe itself. Notably, however, when using a lower annealing temperature of 540 C, the $R_s$ for thinner CdTe films (3–6 $\mu$m) was equivalent to that for the 10 $\mu$m CdTe films that had been annealed at 580 C, this implying that high $R_s$ is attributed to CdTe films being ‘undertreated’.

### 3.4. FIB-SEM

Fig. 6 shows secondary electron SEM images of a FIB-milled cross-section from a ITO/ZnO/CdS/CdTe/Mo device. This device was subject to treatment C ($T_{anneal}=580$ C), having a CdTe thickness of $\sim 1.8 \mu$m and efficiency of 5.3% (taken from the sample set presented in Section 3.2). The grains in the CdTe layer are relatively large, extending the entire width of the film and up to 4 $\mu$m in width. There are low-energy twin boundaries present, but these are considered to be non-electrically active [21]. Most notable is the existence of voids (diameter $\sim 100$ nm) both in the bulk of the CdTe and in the CdS. Moreover, the higher magnification image (Fig. 6b) shows that there are discontinuities (or pinholes) in the CdS film, resulting in the ZnO coming into contact with the CdTe. This further emphasises the importance of using a ZnO layer if the CdS uniformity is insufficient, as it minimises the impact of weak diode regions (e.g. ITO/CdTe) which are detrimental to $V_{OC}$. It was also observed that the CdS layer is significantly thinner ($\sim 120$ nm) after the second annealing step than directly after growth ($\sim 200$ nm). This further supports the SIMS data that S diffusion into the CdTe occurs during annealing.
3.5. 

J–V–T measurements

J–V–T measurements were used to determine the back contact barrier height of a device subject to treatment C at \( T_{\text{anneal}} = 580 \, ^\circ \text{C} \) and having a CdTe thickness of \( \sim 6 \, \mu \text{m} \) and \( n = 5.5\% \) (taken from a new sample set). The barrier height, \( \phi_B \), may be extracted from the temperature dependence of \( R_S \) via the method of Bätzner et al. [22], which assumes that \( R_S \) can be expressed as a summation of an Ohmic and an exponential component. Here, at each temperature, \( R_S \) was calculated from the slope in the forward bias region of dark \( J–V \) curves. Fig. 7a shows the experimental \( R_S–T \) data for this device, fitted with Bätzner’s model, which yields a barrier height of \( \phi_B = 0.51 \, \text{eV} \). Demitsu et al. [20] state that in the two-diode model of a photovoltaic device any barrier height that exceeds 0.5 eV is detrimental to the efficiency, although not necessarily to \( V_{OC} \).

Furthermore, by investigating the temperature dependence of the ideality factor, \( n \), and saturation current, \( J_0 \), information about the charge transport mechanisms operating within a device may be yielded, as extensively by Alturkestan [23]. At each temperature, \( n \) and \( J_0 \) may be extracted from the gradient and x-axis intercept of dark \( \ln(J)–V \) plots respectively, provided the following assumption to the Shockley equation is made:

\[
J = J_0 \left[ \exp \left( \frac{qV}{n k_B T} \right) - 1 \right] = J_0 \exp \left( \frac{qV}{n k_B T} \right)
\]

where \( q \) is the electron charge and \( k_B \) is Boltzmann’s constant. Fig. 7b shows the temperature dependence of the ideality factor, \( n \), and saturation current, \( J_0 \), for the same device as above (subject to treatment C, \( X = 6.1 \, \mu \text{m}, \, n = 5.5\% \)). In the temperature range 270–350 K, \( n = 2 \) which indicates that transport occurs via recombination in the depletion region [24]. The \( \ln(J_0) \propto -1/T \) dependence is also indicative of a recombination regime in this temperature range [24]. However, below 270 K, \( n \) increases as the temperature is reduced, which indicates that charge transport is dominated by a multi-step tunnelling regime [25].

3.6. SCAPS modelling and use of back contact buffer layers.

Device modelling was carried out using the SCAPS simulation tool developed by Burgelman et al. [15] in order to verify the J–V characteristics of the best performing device of this study and to determine to what extent the poor back contact limits device efficiency. The program enables the definition of the film stack, the assignment of material properties (e.g. optical band gap, doping density and type, density of states) to each film and the inclusion of defect states in the bulk of films and at interfaces. For the back contact the only variables are the work function and barrier height. To simulate the devices reported here the material properties used by Gloeckler et al. [26] in a SCAPS simulation of a CdTe/CdS superstrate cell (\( n = 16.4\% \)) were used as a starting point (these include band gaps, optical properties, trap parameters) and then the model was modified to include (a) a back contact with a work function of \( \sim 5.25 \, \text{eV} \) to represent Mo; (b) a CdTe electron affinity, \( E_{\text{ea}} \), of 4.5 eV; (c) a maximum CdTe doping density of \( N_A = 2 \times 10^{15} \, \text{cm}^{-3} \), as determined from preliminary capacitance–voltage measurements (not shown); (d) reduced \( N_A \) in the CdTe layer towards the back contact due to the depletion of holes affected by the Schottky barrier; and (e) increased \( R_S \), comparable to devices reported here (10 \( \Omega \, \text{cm}^2 \)). J–V curves were simulated under AM1.5 illumination the device, and this was repeated once the option for ‘Ohmic contact’ was selected, which generates an Ohmic contact regardless of the properties of metal and CdTe.

Fig. 8 shows the experimental J–V curve for the best performing device, the simulated J–V curve that represents this device, and a simulated curve of the device with an Ohmic contact. A good
agreement between the experimentally determined performance parameters ($\eta=8.01\%$, $J_{SC}=22.4 \text{ mA/cm}^2$, $V_{OC}=690 \text{ mV}$, $FF=51.9\%$) and the simulated parameters ($\eta=8.02\%$, $J_{SC}=22.4 \text{ mA/cm}^2$, $V_{OC}=694 \text{ mV}$, $FF=51.6\%$) was achieved. Upon implementation of an Ohmic contact, the simulation suggests these may be increased to $\eta=11.3\%$, $J_{SC}=22.9 \text{ mA/cm}^2$, $V_{OC}=792 \text{ mV}$ and $FF=62.3\%$, with the curve showing no rollover. This demonstrates that the back contacting to our device is significantly hindering device performance and that the efficiency shortcoming of our devices relative to those of Kranz et al. [8] is largely attributable to the poor back contact.

The SCAPS model was also used to assess the impact of including various types of back contact buffer layer (with high p-type doping and/or optimised electronic band structure), between Mo and CdTe. A buffer layer of 500 nm thickness was added to the device model between CdTe and Mo, with all properties being kept the same as that of CdTe (e.g. optical band-gap, dielectric permittivity, densities of states, electron and hole mobilities), but with the value of its electron affinity, $F_{ea}$ or p-type doping density, $N_{p}$ being modified. The chosen values of the buffer layers’ doping density and electron affinity are listed in Table 5, along with the simulated performance parameters of the devices upon the buffer layers’ inclusion. The electronic band diagrams at the Mo/buffer layer/CdTe interfaces, also generated by SCAPS (at zero bias in the dark), for each of the simulated buffer layers are shown in Fig. 9.

With no buffer layer present the modelling was exactly the same as for the fit to the experimental data in Fig. 8 for which the efficiency was 8%. The band diagram for this device (Fig. 9a) shows there is a barrier height of 0.38 eV, this being slightly lower than the experimental value (presumably due to the simulation being carried out at zero bias).

By choosing a buffer layer with an electron affinity (4.2 eV) such that it’s work function, $\psi$, lies between the values of the metal and CdTe (i.e. 5.25 eV $< \psi < 5.9$ eV), the barrier at the back contact can be split into two smaller barriers (Fig. 9b). The effect of this was to significantly improve the $V_{OC}$ (from 690 mV to 790 mV) and consequently $\eta$ (from 8.0% to 10.6%). Alternatively, by choosing a highly p-doped ($10^{18} \text{ cm}^{-3}$) buffer layer, the barrier at the metal/buffer interface is large but narrow (Fig. 9c), allowing tunnelling to occur, and an improvement in $\eta$ (to 9.7%) is achieved. Indeed, this

<table>
<thead>
<tr>
<th>Buffer layer $N_{A}$</th>
<th>Buffer layer $E_{oa}$</th>
<th>Buffer layer thickness</th>
<th>$\eta$ (%)</th>
<th>$V_{OC}$ (mV)</th>
<th>$J_{SC}$ (mA/cm$^2$)</th>
<th>$FF$ (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>No buffer (CdTe)</td>
<td>–</td>
<td>–</td>
<td>8.02</td>
<td>694</td>
<td>22.4</td>
<td>51.6</td>
</tr>
<tr>
<td>$10^{15}$ cm$^{-3}$</td>
<td>4.2 eV</td>
<td>500 nm</td>
<td>10.63</td>
<td>791</td>
<td>22.4</td>
<td>59.9</td>
</tr>
<tr>
<td>$10^{18}$ cm$^{-3}$</td>
<td>4.5 eV</td>
<td>500 nm</td>
<td>9.65</td>
<td>772</td>
<td>22.3</td>
<td>56.1</td>
</tr>
<tr>
<td>$10^{18}$ cm$^{-3}$</td>
<td>4.2 eV</td>
<td>500 nm</td>
<td>11.32</td>
<td>794</td>
<td>22.5</td>
<td>63.4</td>
</tr>
</tbody>
</table>

Fig. 8. $J$–$V$ data for highest efficiency ($\eta=8.01\%$) substrate cell overlapped with modelled $J$–$V$ data from SCAPS software ($\eta=8.02\%$). By inclusion of an Ohmic back contact in the model, the predicted performance was improved to 11.3%.

Fig. 9. Electronic band diagrams (at zero bias in the dark) generated using SCAPS focussing on the back contact region and the effect of the use of various buffer layers, each having a thickness of 500 nm. (a) No buffer layer, (b) $N_{A}=10^{15} \text{ cm}^{-3}$ and $E_{oa}=4.2$ eV, (c) $N_{A}=10^{18} \text{ cm}^{-3}$ and $E_{oa}=4.5$ eV, (d) $N_{A}=10^{18} \text{ cm}^{-3}$ and $E_{oa}=4.2$ eV.
approach is used for the formation of Ohmic contacts to superstrate CdTe devices: the CdTe back surface is usually chemically etched to generate a Te-rich surface making it highly p-type. However, for substrate cells, etching of the back surface is not possible. To yield a performance as high as that achieved with an Ohmic contact (11.3%, represented by the solid J–V curve in Fig. 8), a buffer layer that is both highly doped and has an ideal electron affinity should be included [Fig. 9d], this generating one small barrier at the buffer layer/CdTe interface (0.12 eV) and one narrow barrier at the metal/buffer layer interface (0.26 eV). These results demonstrate what properties a buffer layer must possess, and they imply that the shortcoming of our devices is dominated by the non-Ohmic back contact. Fahrenbruch [27] has reviewed similar methods to those proposed here, citing Cu₂Te, Sb₂Te₃ and ZnTe:N as potential buffer layer materials with sufficiently high Nₓ (\(\sim 10^{21} \text{cm}^{-3}\)) but no materials with \(V_{\text{eff}} < V_{\text{Cde}}\).

4. Conclusions

A peak efficiency of 8.01% has been achieved for substrate configuration CdTe solar cells, with the device architecture ITO/ZnO(Cds/CdTe)/Mo.

Initially, the effect of varying the sequence of the CdCl₃ activation step was investigated. It was shown to be optimal to use a double-annealing process: (a) CdCl₃ deposition onto the CdTe layer acts to dope the CdTe and (b) high temperature (> 560 °C) annealing following CdS and ITO deposition improves the junction quality by enhancing S and Te interdiffusion. Increased S diffusion into the CdTe layer following the second annealing stage was demonstrated using SIMS analysis and supported by the observation that the CdS layer is thinner following the second anneal than immediately after growth. Other post-growth treatments that involved just a single-annealing step resulted in generally low efficiencies (\(\eta < 2\%\)).

Improvements to device efficiency were made by including a ZnO layer between the CdS and ITO. These improvements were mainly realised through increased \(V_{\text{OC}}\) and \(R_{\text{sh}}\) therefore it is presumed that the ZnO layer limits the detrimental effects caused by pinholes. Indeed, voids and pinholes in the CdS layer were observed in FIB-SEM images.

The effect of the thickness of CdTe on device performance was also studied, with the optimum thickness being in the range 3–6 \(\mu\)m. Devices with thinner CdTe (1.8 \(\mu\)m) suffered from poor \(V_{\text{OC}}\), whereas those with thicker CdTe layers (10 \(\mu\)m) had low \(FF\) due to increased \(R_{\text{sh}}\).

The \(J–V\) curves of all devices studied here exhibited significant roll-over, this being attributed to a non-Ohmic back contact, the barrier height being determined to be as high as 0.51 eV from \(J–V–T\) measurements. \(J–V–T\) measurements also indicate that in the temperature range 270–350 K, charge transport is dominated by recombination in the depletion region, whereas at lower temperature a multi-step tunneling regime operates.

SCAPS modelling implied that the non-Ohmic contact was the principal limiting factor to efficiency for these devices, and that the successful formation of an Ohmic contact would yield efficiencies equivalent to the highest reported for substrate cells. A quasi-Ohmic contact may be achieved through inclusion of a buffer layer (at the Mo/CdTe interface) which is highly p-doped (10¹⁸ cm⁻³) and has an electron affinity = 4.2 eV.

Acknowledgements

The authors acknowledge EPSRC funding, and also Prof. M. Burgelman for the open access to the SCAPS software.

References